

# Disturb-free 5T Loadless SRAM Cell Design with Multi- $V_{th}$ Transistors Using 28 nm CMOS Process

Chua-Chin Wang <sup>†</sup>, Senior Member, IEEE, and Chia-Lung Hsieh  
 Department of Electrical Engineering National Sun Yat-Sen University  
 Kaohsiung, Taiwan 80424  
 Email: ccwang@ee.nsysu.edu.tw

**Abstract**—A single-ended load SRAM cell composed of multi- $V_{th}$  transistors is proposed in this study. Particularly, the PDP (power-delay product) performance of the loadless SRAM cell is enhanced by a write assistant loop and an isolated wordline-controlled transistor (WLC). Additionally, a shared bitline inverter is added on the column-wise bitline to boost the read access speed at the minimal expense of area cost. The energy dissipation per write/read operation is found to be 96.624/8.104 fJ provided that the SRAM cells is driven a 0.8 V VDD power supply using a typical 28 nm CMOS technology.

**Keywords**—single-ended SRAM cell, loadless, power-delay product (PDP), multi- $V_{th}$  transistor, disturb-free

## I. INTRODUCTION

As well noted, memory devices have long been the core of digital systems next to CPUs. Particularly, the cache of CPUs is usually composed of SRAMs to ensure high throughput. Thus, they have undoubtedly consumed a great portion of overall power consumption. 4-T loadless SRAM has been recognized as a possible solution for the lower power demanding SRAM [1], where low- $V_{th}$  transistors are used as bit line drivers and high- $V_{th}$  transistors are the data latch components. However, the read/write disturbance is questionable in such a cell due to lack of bitline isolation mechanism. The degradation of the SNM (static noise margin) pointed out by [2] has verified such a potential hazard. In this study, a loadless SRAM with a write-assist loop to decouple the noise from bitlines during write operation to achieve disturbance free is analyzed. Furthermore, a shared read inverter is used to reject the potential bitline voltage variation so as to enhance the disturb-free feature. Notably, the SRAM cell itself is a 5-T design with a pair of ultra-high- $V_{th}$  PMOS transistors to serve as the latch-like storage.

## II. DISTURB-FREE 5T SRAM CELL

We propose a novel loadless SRAM cell in this study to resolve the R/W disturbance predicament in loadless SRAMs. Referring to Fig. 1, to reject the potential disturbance from the bitlines, we propose to insert one WL-controlled transistor ( $\approx$ WLC), namely N3, between BLB and the cell. Besides, the sources of N1 and N2 are coupled to become the “write-assist loop”, where the common mode noise coupled from GND will likely be rejected. Notably, N1 and N2 are driven by WA

<sup>†</sup>Prof C. –C. Wang is with Department of Electrical Engineering, National Sun Yat – Sen University, Kaohsiung, Taiwan 80424. (e – mail : ccwang@ee.nsysu.edu.tw)




Fig. 1. Proposed disturb-free loadless SRAM cell

(word access) and WAB (word access bar), respectively.

· **Read access** : The read operation timing diagrams are very much similar to those of 4T loadless SRAM [1] As soon as the address lines are valid, WL is asserted to turn on N3. Meanwhile, WA is high and WAB is low. The state at Qb will be passed to BLB via N1 and N3 to generate valid Data<sub>out</sub>. Notably, a shared inverter is inserted between BLB and  $\overline{BL}$  to reject the noise coupled in BL. Besides, the shutoff N2 will ensure Q is free from the disturbance of BLB.

· **Write access** : By contrast, the write operation timing diagrams are shown in Fig. 2. When “1” is to be written, WL and WA are asserted to turn on N1, and N3, respectively. BLB is pre-discharged to ground such that a “0” is stored at Qb, which in turn switch on P1 to charge Q to high. By contrast, When “0” is written, WL and WAB are pulled on to turn on N2 and N3, respectively, and BLB is also pre-discharged at the same time such that Q is pulled low.

Therefore, the proposed loadless 5T SRAM cell is a single-ended disturb-free design. Besides the R/W noise margins can be enhanced, the area cost is also drastically reduced compared with the known disturb-free design approaches. Notably, the inverter between BLB and BL is shared by many SRAM cells, since only one cell in a single column is allowed to access the bitline pair in any single R/W cycle. The area overhead is obscure.




Fig. 2. Write timing diagram of the proposed loadless SRAM cell

### III. IMPLEMENTATION AND SIMULATION

Referring to Fig. 3, the area of the proposed cell is  $0.52 \times 1.63 \text{ } \mu\text{m}^2$  using a typical 28 nm CMOS process (TSMC).




Fig. 3. Layout of the proposed SRAM cell

The worst-case read SNM of the proposed cell are shown in Fig. 4. Since one of the WAB and WA will be low to shut off one of the access NMOS, either Q or Qb will remain the same during the read operation, which is different from the conventional 6T-based SRAM cells. The worst-case SNM is found to be 363.60 mV (read), 800.31 mV (write), and 445.21 mV (hold), by all-PVT corner simulations, which is far better than the other single-ended SRAM update date. Most important of all, the write operation of the proposed cell is disturb-free in any case. The comparison with prior works based on all-PVT-corner post-layout simulations with  $V_{DD}=0.8 \text{ V}$  is tabulated in Table I. Notably, FOM is estimated by the following equation,

$$FOM = \frac{\frac{SNM}{V_{DD}}}{\frac{Write\ PDP}{V_{DD}} \times \frac{Read\ PDP}{V_{DD}} \times \text{normalized CA}} \quad (1)$$

where CA denotes cell area. The proposed design outperforms the others with respect to the SNM, cell area, and write disturb-free. Besides, our design also attains the edge of quite balanced PDP in read/write operations.




Fig. 4. Worst-case read SNM of the proposed SRAM cell

TABLE I

COMPARISON WITH PRIOR WORKS

	[3]	[4]	[6]	This work
Transistors	8T	9T	5T	5T
SNM (mV)	283.54	267.85	326.90	363.60
WM (mV)	281.90	N/A	N/A	N/A
Write PDP (fJ)	1.08	4.37	0.187	0.124
Read PDP (fJ)	0.248	0.039	0.130	0.0638
Cell Area ( $\mu\text{m}^2$ )	3.96 $\times 0.8$	3.625 $\times 1.18$	2.05 $\times 1.12$	1.63 $\times 0.52$
VDD (V)	0.6	0.35	0.6	0.8
FOM	1.62	1.84	28.46	34.19
Year	2010	2011	2014	2016

### ACKNOWLEDGMENT

This investigation is partially supported by Ministry of Science and Technology under grant MOST 104-2622-E-006-040-CC2. The authors would like to express their deepest gratefulness to Chip Implementation Center of National Applied Research Laboratories, Taiwan, for their thoughtful chip fabrication service and EDA tool support.

### REFERENCES

- [1] C.-C. Wang, Y.-L. Tseng, H.-Y. Leo, and R. Hu, "A 4-Kb 500-MHz 4-T CMOS SRAM using low- $V_{THN}$  bitline drivers and high- $V_{THP}$  latches," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 12, no. 9, pp. 901-909, Sep. 2004.
- [2] C.-C. Wang, C.-L. Lee, and W.-J. Lin, "A 4-Kb Low Power SRAM Design with Negative Word-Line Scheme", *IEEE Trans. on Circuits & Systems - I: Regular Papers*, vol. 54, no. 5, pp. 1069-1076, May 2007.
- [3] M.-H. Tu, J.-Y. Lin, M.-C. Tsai, S.-J. Jou, and C.-T. Chuang, "Single-ended subthreshold SRAM with asymmetrical write/read-assis," *IEEE Trans. on Circuits & Systems - I: Regular Papers*, vol. 57, no. 12, pp. 3039-3047, Dec. 2010..
- [4] M.-H. Tu, J.-Y. Lin, M.-C. Tsai, C.-Y. Lu, Y.-J. Lin, M.-H. Wang, H.-S. Huang, K.-D. Lee, W. Shih, S.-J. Jou, and C.-T. Chuang, "A 72Kb single-ended disturb-free subthreshold SRAM with cross-point data-aware write word-line, negative bitline," *Subthreshold Microelectronics Conference*, pp. 31, Sep. 2011.
- [5] E. Seevinck, F. J. List, J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," *IEEE Journal of Solid-State Circuits*, vol. SC-22, no. 5, pp. 748-754, Oct. 1987.
- [6] C.-C. Wang, C.-H. Liao, and S.-Y. Chen, "A single-ended disturb-free 5T loadless SRAM with leakage sensor and read delay compensation using 40 nm CMOS process," *2014 IEEE Inter. Symp. on Circuits and Systems*, pp. 1126-1129, June 2014.