



## 4 Power-Aware Design of An 8-Bit Pipelining ANT-Based CLA Using Data 5 Transition Detection

Q1 6 CHUA-CHIN WANG, GANG-NENG SUNG AND PAI-LI LIU

7 *Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, 80424, Taiwan*

Q2 9 *Received: 1 February 2007; Revised: 00 Month 0000; Accepted: 10 July 2007*

11 **Abstract.** A high speed and low-power 8-bit carry-lookahead adder (CLA) using two-phase all-N-transistor  
12 (ANT) blocks which are arranged in a PLA design style with power-aware pipelining is presented. The pull-up  
13 charging and pull-down discharging of the transistor arrays of the PLA are accelerated by inserting two  
14 feedback MOS transistors between the evaluation NMOS blocks and the outputs. The analysis of the area  
15 (transistor count) tradeoff is also provided in this work. The output of the addition of two 8-bit binary numbers is  
16 done in two cycles. The proposed power-aware pipelining design methodology using a simple data transition  
17 detection circuit takes advantage of shutting down the processing stages with identical inputs in two consecutive  
18 cycles. The data transition detection circuit is used to monitor the state switching of input data. Not only is it  
19 proved to be also suitable for long adders, the power consumption is drastically reduced by at most 50% at every  
20 process corner.

21 **Keywords:** power-aware, ANT, data transition detection, CLA, pipeline

### 22 1. Introduction

23 Fast adders are key elements in digital circuits,  
24 including multipliers [1], and DSP chips [2]. Many  
25 efforts have been focused on the improvement of  
26 adder designs [5, 7–9]. CMOS dynamic logic has  
27 been recognized as one of the promising options to  
28 challenge the GHz operations or even higher for the  
29 adder design, [3–4]. Other logics suffer from a  
30 variety of different difficulties which were addressed  
31 in [7]. However, the major penalty of these prior  
32 GHz logic circuits is the high power consumption  
33 which is not a tolerable price to pay in recent mobile  
34 technologies. These circuits also unavoidably con-  
35 sume large power even if they are in a stand-by  
36 condition. We, hence, propose a power-aware PLA-  
37 like structure to improve our high-speed all-N-  
38 transistor (ANT) function block [7, 9, 10]. An 8-bit  
39 CLA using ANTs which are arranged in the power-

aware PLA-like structure and asynchronously trig- 40  
gered is implemented to verify the power reduction 41  
as well as the preservation of high speed. A simple 42  
but effective data transition detection (DTD) circuit 43  
is proposed to resolve the power consumption 44  
problem. The major advantage of the power-aware 45  
design methodology is that it is robust regardless of 46  
long data words, e.g., 64-bit binary data. 47

A physical 8-bit ANT-based CLA using the 48  
proposed power-aware DTD is fabricated on silicon. 49  
Physical measurements verify that the reduction of 50  
the power dissipation is far less than that of prior 51  
works. 52

### 2. Power-Aware High-Speed 8-bit CLA 53

Although the N-block dynamic logic intrinsically 54  
possesses high speed [4], it is not good enough for 55

56 the operation in the gigahertz range. The reasons are:  
 57 firstly, the slopes of the clock's edges must be gentle,  
 58 and secondly, the number of stacks in the evaluation  
 59 N-block severely affects the size of all of the  
 60 transistors in the unit.

## 61 2.1. All-N-Transistor (ANT) Function Unit

62 Hence, a modified dynamic logic, ANT [10], has  
 63 been proposed as shown in Fig. 1. The feature of this  
 64 modification is the feedback transistor pair, P3 and  
 65 N3, between the evaluation block and the output.

- 66 1). When  $clk = 0$ , P1 is on and the gate of P2 is  
 67 precharged to be  $V_{dd}$ . Then, P2 is off and N4 is off.  
 68 This makes the output to stay at the previous state.
- 69 2). When  $clk = 1$  and the N-block is evaluated to be  
 70 "pass", the charge at node A should be ground  
 71 through the N-block and N1 theoretically. Note  
 72 that N4 is on and N2 is also on at the beginning.  
 73 If the previous state of output is high, then N3  
 74 will be turned on via N4. This means that N3  
 75 provides another fast discharging path for the  
 76 charge at node A. When the voltage at node A is  
 77 dropped below the threshold voltage of PMOS,  
 78 P2 and P3 start to be on. The output will then be  
 79 charged to  $V_{dd}$  via paths P2 and P3-N4.




Figure 1. ANT logic.

- 3). When  $clk = 1$  and the previous state of the output  
 is low and the N-block is evaluated to be "pass,"  
 the voltage at node A starts to drop. When  $V_A -$   
 $V_{dd} > V_{tp}$ , where  $V_{tp}$  is the threshold voltage of  
 P3, P3 will be turned on such that the gate of N3  
 will be charged to be  $V_{dd}$ . Not only the charge at  
 node A will be discharged faster, but also the  
 output will be charged to high via P2 and N4.
- 4). When  $clk = 1$  and the N-block is evaluated to be  
 "stop", the charge at node A should be kept if the  
 previous state of output is low. There will be no  
 discharging path for node A because N3 will be  
 off via N4. If the previous state is high, the  
 output will be ground via N4 and N2 before the  
 voltage at node A starts to drop.

Summarized from 2 and 3 in the above, the output  
 will be high when the N-block is evaluated "pass",  
 i.e., "1", during  $clk = 1$ . By 4, the output will be low  
 when the N-block is evaluated "stop", i.e., "0",  
 during  $clk = 1$ . The function of ANT logic block,  
 thus, is conclusively correct and non-inverting.  
 Restated, P3 and N3, respectively, provide an extra  
 charging path and an extra discharging path such that  
 the speed of the evaluation can be accelerated.

In addition to the previous discharging path problem,  
 one of the reasons why other high-speed logic cannot  
 run correctly given clocks with short rise time or fall  
 time is that the size of each transistor cannot be tuned  
 properly. Both [3] and [4] intrinsically possess this  
 shortcoming. The sizing problem of the transistors in  
 the ANT besides those in the N-block drastically  
 affect the speed. We have been proceeded several  
 simulations to find out the best figure of merit for the  
 sizing of each transistor in Fig. 1 using TSMC 0.25  
 $\mu\text{m}$  1P5M CMOS technology.

## 2.2. PLA-Styled 8-Bit CLA Design

The formulation of a 8-bit CLA is represented by the  
 following equations:

$$S_i = C_{i-1} \oplus P_i$$

$$C_i = G_{i-1} + P_{i-1}G_{i-2} + P_{i-1}P_{i-2}G_{i-3} (1)$$

$$+ \dots + P_{i-1}P_{i-2} \dots P_1P_0C_0$$

where  $A_i, B_i, i = 0 \dots 7$ , are inputs, and  $P_i, G_i$  are  
 propagate and generate signals, respectively,  $P_i =$   
 $A_i \oplus B_i, G_i = A_i \cdot B_i$ .

If the  $P_i$ s and  $G_i$ s are produced by combinatorial  
 logic function blocks before they are fed into the

An 8-Bit Pipelining ANT-Based CLA Using Data Transition Detection




Figure 2. PLA-styled CLA.




Figure 3. GP block.

125 function blocks for  $S_i$ s and  $C_i$ s, then Eq. (1) implies  
 126 that a two-level AND-OR logic function block is a  
 127 possible solution to achieve high speed operations.  
 128 Thus, the PLA-styled design is suitable for such a  
 129 function block. A conceptual PLA-styled design for  
 130 CLA is shown in Fig. 2. A typical PLA consists of an  
 131 AND array and an OR array. It is well known that  
 132 the series NMOS in the evaluation block of NAND  
 133 or AND gates will produce long discharging delays  
 134 which subsequently slow down the entire circuit. We  
 135 can take advantage of the non-inverting feature of  
 136 the ANT logic to utilize a NOT-OR-NOT-OR  
 137 configuration instead of the typical AND-OR style,  
 138 where the two OR planes are made of ANT logic  
 139 blocks. Meanwhile, it can also minimize the series  
 140 transistor count in the evaluation block. The OR  
 141 array is made of the ANT logic with a predefined




Figure 4. Power-aware circuitry.




Figure 5. Block diagram of the proposed CLA.

evaluation block. The inputs to the first OR array is 142  
 the inverted  $P_i$ s (propagate) and  $G_i$ s (generate) 143  
 signals which are also produced by other ANT logic 144  
 units as shown in Fig. 3. Note that we define the 145  
 propagate signals in a different way from the 146  
 traditional  $P_i = A_i + B_i$  because the  $P_i = A_i \oplus B_i$  147  
 can be reused to generate the sum term, i.e.,  $S_i$ . 148

### 2.3. Speed and Area Analysis 149

*Speed* The critical path of an adder resides on the 150  
 generation of carry signals, i.e.,  $C_8$  in the 8-bit adder. 151  
 After the binary data are ready, the generation of  $P_i$ s 152  
 and  $G_i$ s by using the ANT logic takes the high half of 153  
 a full cycle. That is, the results of GP blocks will be 154  
 ready when the  $clk$  is low. The inverted  $P_i$ s and  $G_i$ s 155  
 will then be fed into the first OR plane of the ANT- 156




Figure 6. Regulator in the power-aware circuitry.

An 8-Bit Pipelining ANT-Based CLA Using Data Transition Detection




Figure 7. Schematic of the proposed CLA.

157 based PLA. The inverted outputs of the first OR  
 158 plane will be presented to the second OR at the high  
 159 half of the second cycle. The final  $C_i$ s results then are  
 160 ready in the low half of the second cycle. Right after  
 161 the generation of every  $C_i$ s, they are inverted and fed  
 162 into the  $S_i$ s function blocks. Another half cycle then  
 163 is required to produce all of the  $S_i$ s. The final result  
 164 will be latched after two cycles.

165 *Area* As for the transistor count of the PLA-styled  
 166 implementation for CLA using ANT logic, though an  
 167 analytic form has been derived in [10], the buffers  
 168 required for the system clock tree and the propaga-  
 169 tion of intermediate signals was ignored. The  
 170 analysis of the cost of the buffers is as follows.

171 *Clock Tree and Buffers* To avoid any degradation  
 172 resulted from signal propagation, buffers are re-




Figure 8. Die photo of the proposed CLA.




Figure 9. Post-layout simulation result.

173 quired at the output of each  $C_{i+1}$ ,  $S_i$ ,  $G_i$ , and  $P_i$ ,  
 174  $\forall i = 1, \dots, n$ , and the clock tree for the system clock.  
 175 The total is  $B_t = 12 \times 5n$ , since there are a total of  
 176 12 transistors in a single buffer.

178 In summary, the number of the total transistors  
 179 required to implement an  $n$ -bit CLA with PLA-styled  
 180 design using ANT logic is

$$T_{ANT\ total}(n) = \frac{1}{6}(n+1)(n+2)(n+3) + 5n(n+1) + 50n + 3 + 60n \quad (2)$$

#### 2.4. Data Transition Detection (DTD)

183

A simple thought to improve the power efficiency is  
 to “deny” the current fed into those function units  
 which the input data are identical between two  
 consecutive operation cycles. The dynamic power,  
 hence, of CMOS logic elements will be drastically  
 reduced. Take the ANT block shown in Fig. 1 as an  
 example. Assume the N-block is composed of two  
 cascaded NMOS transistors to constitute an AND  
 gate. The probability of the data inputs of two

184  
 185  
 186  
 187  
 188  
 189  
 190  
 191  
 192

## An 8-Bit Pipelining ANT-Based CLA Using Data Transition Detection




Figure 10. Waveforms of physical measurement by Agilent 1660C.

Print will be in black and white

193 consecutive operation cycles is 25% which implies a  
 194 significant portion of power consumption. Hence, a  
 195 monitoring circuitry, called data transition detector  
 196 (DTD), as shown in Fig. 4 is proposed to resolve the  
 197 low power demand.

198 The DTD design is based on an important observa-  
 199 tion, which is that the state switching of either  $A_i$  or  $B_i$   
 200 will cause a series of state switches with regard to  $P_j$ ,

$G_j$ , and  $C_j$ ,  $\forall j \geq i$ . Hence, an early state transition  
 201 detection of lower bits can be used to determine  
 202 whether the computation of higher bits is required or  
 203 not. It carries out the monitoring mechanism and  
 204 triggers the addition operations asynchronously  
 205 depending on the comparison of the previous  
 206 operands and the current operands. The DTD is  
 207 composed of three blocks: three stages of delay  
 208

t1.1 Table 1. Characteristics of the proposed power-aware 8-bit adder.

t1.2	Proposed CLA
t1.3 Highest data rate	500 MHz
t1.4 Area	1.360×1.180 mm <sup>2</sup>
t1.5 Transistor count	3,988

t2.1 Table 2. Power reduction by using the power-aware DTD  
 t2.2 circuitry (given random input vectors, system clock=200 MHz).

Data rate (MHz)	[10] (mW)	Ours simulated (μW)	Ours measured (μW)	t2.5
50	35	17.4	23.0	t2.3
20	35	9.7	10.5	t2.4
10	35	4.9	7.7	t2.5

209 chains to generate phase-shifted data pulses, a two-  
210 cycle generation circuitry, and a voltage regulator.

211 As shown in Fig. 4, the  $D_0$  is propagated through  
212 three delay stages which individually comprises four  
213 cascaded inverters to generate  $D_1$ ,  $D_2$ , and  $D_3$ . The  
214 delay stages can be controlled by the control signals,  
215  $SEL1$  and  $SEL2$ , to adjust the delay time of the delay  
216 chains.  $D_i$ ,  $i = 0, \dots, 3$ , are inverted respectively to  
217 generate  $\bar{D}_i$ ,  $i = 0, \dots, 3$ . Since what the 8-bit PLA-  
218 styled CLA needs to complete an addition operation  
219 is 2 cycles, we conclude that  $(D_3D_2D_1D_0) = 0001$ ,  
220  $0111$ ,  $1110$ ,  $1000$ , are the states required to generate  
221 two consecutive clock cycles for the required  
222 addition. Hence, the individual two-cycle generation  
223 circuitry for each ANT logic, e.g.,  $CLK0$  for C1 and  
224  $SUM0$ , is carried out as shown in Fig. 5.

225 However, the most critical part of the proposed  
226 DTD is the sensitivity of the strobe duration with  
227 respect to the power variation. One of the most  
228 efficient approach to avoid the unstable power  
229 supply is to employ step-down bandgap-referenced  
230 voltage regulators to supply a temperature indepen-  
231 dent reference voltage to the rest of the circuitry [6].  
232 Referring to Fig. 6, the regulator is composed of  
233 AMP, PM61, and a resistor string. The generated  
234 internal voltage for the DTD is a very stable  $V_{int} =$   
235  $V_{dd} - V_{thp}$ , where  $V_{thp}$  is the threshold voltage of  
236 PM61.

237 *Area Overhead* A single DTD is composed of a  
238 three-stage buffer (12 transistors), four four-input  
239 AND gates (32 transistors), four inverters (eight  
240 transistors), six transmission gates (24 transistors),  
241 and an NOR gate (eight transistors). In brief, there  
242 are a total of 84 transistors in a single DTD. For an  $n$ -  
243 bit adder, we need  $2n \times 84$  to carry out the DTDs.  
244 Besides, in a two-cycle clock generation circuitry, a  
245 total of  $n$  NAND gates and  $(n - 1)$  OR gates are  
246 required for the  $n$ -bit adder.  $4n + 6(n - 1)$  MOSs,  
247 thus, must be taken into account. Hence, the area  
248 overhead caused by the proposed power-aware  
249 design is concluded as follows.

$$T_{DTD}(n) = 168n + 10n - 6kc05 \quad (3)$$

250 Notably, the cost ratio of the DTD is defined as  
252  $CR(n) = \frac{T_{DTD}(n)}{T_{ANT\ total}(n)}$ . Hence,

$$\lim_{n \rightarrow \infty} CR(n) = \lim_{n \rightarrow \infty} \frac{T_{DTD}(n)}{T_{ANT\ total}(n)} = 0, \quad (4)$$

254 According to Eqs. (2) and (3), it implies that the  
255 proposed power-aware design is particularly suitable  
256 for long adders.

### 3. Simulations and Measurement 258

259 The block diagram of the proposed 8-bit power-  
260 aware PLA-styled ANT-based CLA has been shown  
261 in Fig. 5. By contrast, the detailed schematic and  
262 diephoto of the CLA implemented by TSMC 0.25  $\mu\text{m}$   
263 1P5M CMOS process are revealed in Figs. 7 and 8,  
264 respectively. An example of the output waveform of  
265 8-bit power-aware PLA-styled CLA using ANT  
266 logic is shown in Fig. 9 which illustrates that the  
267 result of an addition appears after two cycles given  
268 that the  $V_{dd}$  is coupled with a 1 MHz sine wave noise  
269 possessing 10%  $V_{dd}$  amplitude. Fig. 10 shows the  
270 output waveforms of the addition of "00000000" and  
271 "00000000", and the addition of "00000000" and  
272 "11111111", respectively. The measurement is  
273 carried out by using Agilent 1660CP logic analyzer.  
274 The characteristics of the proposed power-aware  
275 CLA is summarized in Table 1.

276 To reveal the power-saving advantage of the  
277 proposed power-aware design, two 8-bit adders are,  
278 respectively, implemented by the approach of [10]  
279 and the proposed design using the same CMOS  
280 process. The power reduction of the power-aware  
281 design is summarized in Table 2, where random test  
282 vectors are used to test these circuits.

### 4. Conclusion 283

284 We propose a power-aware high speed PLA-styled  
285 ANT logic design for the adders' implementation. A  
286 novel but simple DTD circuit is used to monitor the  
287 switching activity of input data such that the unnec-  
288 essary power consumption is avoided. Not only the  
289 correctness of the function given a fast clock is  
290 preserved, but also the power dissipation is reduced.

### Acknowledgement 292

293 The authors would like to express their deepest  
294 gratefulness to CIC of NSC for their thoughtful chip  
295 fabrication service. The authors also like to thank  
296 "Aim for Top University Plan" project of NSYSU and  
297 MOE, Taiwan, and technology development program  
298 for academia (92-EC-17-A-07-S1-025) in Taiwan.



## An 8-Bit Pipelining ANT-Based CLA Using Data Transition Detection

299 This research was partially supported by National  
 300 Science Council under grant NSC 92-2220-E-110-  
 301 001 and 92-2220-E-110-004.

302 **References**

303 1. V.G. Oklobdzija, D. Villeger and T. Soulas, "An Integrated  
 304 Multiplier for Complex Numbers," *The Journal of VLSI*  
 305 *Signal Processing*, vol. 7, no. 3, Oct. 1994, pp. 213–222.  
 306 2. R.V.K. Pillai, D. Al-Khalili, A.J. Al-Khalili and S.Y.A. Shah,  
 307 "A Low Power Approach to Floating Point Adder Design for  
 308 DSP Applications," *The Journal of VLSI Signal Processing*,  
 309 vol. 27, no. 3, March 2001, pp. 195–213.  
 310 3. M. Afghahi, "A Robust Single Phase Clocking for Low  
 311 Power, High-Speed VLSI Applications," *IEEE J of Solid-State*  
 312 *Circuits*, vol. 31, no. 2, Feb. 1996, pp. 247–253.  
 313 4. R.X. Gu and M.I. Elmasry, "All-N-Logic High-Speed True-  
 314 Single-Phase Dynamic CMOS Logic," *IEEE J Solid-State*  
 315 *Circuits*, vol. 31, no. 2, Feb. 1996, pp. 221–229.  
 316 5. R. Rogenmoser and Q. Huang, "An 800-MHz 1 mm CMOS  
 317 Pipelined 8-b Adder Using True Phase Clocked Logic-Flip-

Flops," *IEEE J Solid-State Circuits*, vol. 31, no. 3, Mar. 1996, 318  
 pp. 401–409. 319  
 6. K. Sundaresan, K.C. Brouse, K.U-Yen, F. Ayazi and P. E. 320  
 Allen, "A 7-MHz Process, Temperature And Supply Com- 321  
 pensated Clock Oscillator in 0.25  $\mu$ m CMOS," *2003 Interna-* 322  
*tional Symposium on Circuits and Systems (ISCAS'03)*, vol. 1, 323  
 May 2003, pp. 693–696. 324  
 7. C.-C. Wang, C.-J. Huang and K.-C. Tsai, "A 1.0 GHz 0.6- $\mu$ m 325  
 8-bit Carry Lookahead Adder Using PLA-Styled All-N- 326  
 Transistor Logic," *IEEE Trans of Circuits and Systems, Part* 327  
*II : Analog and Digital Signal Processing*, vol. 47, no. 2, Feb. 328  
 2000, pp. 133–135. 329  
 8. Z. Wang, G.A. Jullien, W.C. Miller, J. Wang and S.S. Bizzan, 330  
 "Fast Adders Using Enhanced Multiple-Output Domino 331  
 Logic," *IEEE J Solid-State Circuits*, vol. 32, no. 2, Feb. 332  
 1997, pp. 206–214. 333  
 9. C.-C. Wang, Y.-L. Tseng, P.-M. Lee, R.-C. Lee and C.-J. 334  
 Huang, "A 1.25 GHz 32-bit Tree-Structured Carry Lookahead 335  
 Adder Using Modified ANT Logic," *IEEE Trans on Circuits* 336  
*and Systems—I Fundamental Theory and Applications*, vol. 337  
 50, no. 9, Sep. 2003, pp. 1208–1216. 338  
 10. C.-C. Wang, C.-F. Wu and K.-C. Tsai, "A 1.0 GHz 64-bit 339  
 High-Speed Comparator Using ANT Dynamic Logic with 340  
 Two-Phase Clocking," *IEE Proceedings—Computers and* 341  
*Digital Techniques*, vol. 145, no. 6, Nov. 1998, pp. 433–436. 342

UNCORRECTED PROOF